2024-08-03 22:26:53 +08:00
|
|
|
|
//////////////////////////////////////////////////////////////////////////
|
|
|
|
|
// Mapper225 72-in-1 //
|
|
|
|
|
//////////////////////////////////////////////////////////////////////////
|
|
|
|
|
using static VirtualNes.MMU;
|
|
|
|
|
using static VirtualNes.Core.CPU;
|
|
|
|
|
using INT = System.Int32;
|
|
|
|
|
using BYTE = System.Byte;
|
|
|
|
|
using System;
|
|
|
|
|
using Codice.CM.Client.Differences;
|
|
|
|
|
|
|
|
|
|
namespace VirtualNes.Core
|
|
|
|
|
{
|
|
|
|
|
public class Mapper225 : Mapper
|
|
|
|
|
{
|
|
|
|
|
public Mapper225(NES parent) : base(parent)
|
|
|
|
|
{
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
public override void Reset()
|
|
|
|
|
{
|
|
|
|
|
SetPROM_32K_Bank(0, 1, 2, 3);
|
|
|
|
|
|
2024-08-05 11:52:43 +08:00
|
|
|
|
if (VROM_1K_SIZE != 0)
|
2024-08-03 22:26:53 +08:00
|
|
|
|
{
|
|
|
|
|
SetVROM_8K_Bank(0);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
//void Mapper225::Write(WORD addr, BYTE data)
|
|
|
|
|
public override void Write(ushort addr, byte data)
|
|
|
|
|
{
|
|
|
|
|
BYTE prg_bank = (byte)((addr & 0x0F80) >> 7);
|
|
|
|
|
BYTE chr_bank = (byte)(addr & 0x003F);
|
|
|
|
|
|
|
|
|
|
SetVROM_1K_Bank(0, (chr_bank * 8 + 0));
|
|
|
|
|
SetVROM_1K_Bank(1, (chr_bank * 8 + 1));
|
|
|
|
|
SetVROM_1K_Bank(2, (chr_bank * 8 + 2));
|
|
|
|
|
SetVROM_1K_Bank(3, (chr_bank * 8 + 3));
|
|
|
|
|
SetVROM_1K_Bank(4, (chr_bank * 8 + 4));
|
|
|
|
|
SetVROM_1K_Bank(5, (chr_bank * 8 + 5));
|
|
|
|
|
SetVROM_1K_Bank(6, (chr_bank * 8 + 6));
|
|
|
|
|
SetVROM_1K_Bank(7, (chr_bank * 8 + 7));
|
|
|
|
|
|
|
|
|
|
if ((addr & 0x2000) != 0)
|
|
|
|
|
{
|
|
|
|
|
SetVRAM_Mirror(VRAM_HMIRROR);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
SetVRAM_Mirror(VRAM_VMIRROR);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if ((addr & 0x1000) != 0)
|
|
|
|
|
{
|
|
|
|
|
// 16KBbank
|
|
|
|
|
if ((addr & 0x0040) != 0)
|
|
|
|
|
{
|
|
|
|
|
SetPROM_8K_Bank(4, (prg_bank * 4 + 2));
|
|
|
|
|
SetPROM_8K_Bank(5, (prg_bank * 4 + 3));
|
|
|
|
|
SetPROM_8K_Bank(6, (prg_bank * 4 + 2));
|
|
|
|
|
SetPROM_8K_Bank(7, (prg_bank * 4 + 3));
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
SetPROM_8K_Bank(4, (prg_bank * 4 + 0));
|
|
|
|
|
SetPROM_8K_Bank(5, (prg_bank * 4 + 1));
|
|
|
|
|
SetPROM_8K_Bank(6, (prg_bank * 4 + 0));
|
|
|
|
|
SetPROM_8K_Bank(7, (prg_bank * 4 + 1));
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
SetPROM_8K_Bank(4, (prg_bank * 4 + 0));
|
|
|
|
|
SetPROM_8K_Bank(5, (prg_bank * 4 + 1));
|
|
|
|
|
SetPROM_8K_Bank(6, (prg_bank * 4 + 2));
|
|
|
|
|
SetPROM_8K_Bank(7, (prg_bank * 4 + 3));
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
}
|